



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 4150

SERIAL NUMBER 10/693,987	FILING DATE 10/28/2003  RULE	CLASS 257	GROUP ART UNIT 2815	ATTORNEY DOCKET NO. HITA.0451
-----------------------------	---------------------------------------	--------------	------------------------	-------------------------------------

## APPLICANTS

Norikatsu Takaura, Kokubunji, JAPAN;

Hideyuki Matsuoka, Nishitokyo, JAPAN;  
 Riichiro Takemura, Tokyo, JAPAN; Kousuke Okuyama, Kawagoe, JAPAN;  
 Masahiro Moniwa, Sayama, JAPAN;  
 Akio Nishida, Tachikawa, JAPAN;  
 Kota Funayama, Hitachinaka, JAPAN;  
 Tomonori Sekiguchi, Kokubunji, JAPAN;

\*\* CONTINUING DATA \*\*\*\*\*  
 This application is a CON of 10/051,188 01/22/2002 PAT 6,670,642

\*\* FOREIGN APPLICATIONS \*\*\*\*\*

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

\*\* 01/23/2004

Foreign Priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no	STATE OR COUNTRY JAPAN	SHEETS DRAWING 52	TOTAL CLAIMS 18	INDEPENDENT CLAIMS 2
35 USC 119 (a-d) conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance				
Verified and Acknowledged	Examiner's Signature <i>[Signature]</i>	Initials <i>[Initials]</i>		

## ADDRESS

38327  
 REED SMITH LLP  
 3110 FAIRVIEW PARK DRIVE, SUITE 1400  
 FALLS CHURCH, VA  
 22042

## TITLE

Semiconductor memory device using vertical-channel transistors

☐ All Fees